Abstract-This paper proposes a new methodology for automated analog circuit synthesis, aiming to address the challenges known from other analog synthesis approaches: unsatisfactory time predictability due to stochastic-driven circuit generation methods, the dereliction of the creative part during the design process, and the inflexibility leading to synthesis tools, which mostly only handle just one circuit class. This contribution presents the underlying concepts and ideas to provide the predictability, flexibility, and creative freedom in order to elevate analog circuit design to the next step. A circuit generation algorithm is presented, which allows a full design-space exploration. Furthermore, an isomorphism algorithm is developed, which reduces a given set of circuits to its unique being one of the first methodologies addressing this issue. Thus, the algorithm handles vast amounts of circuits in a very efficient manner. The results demonstrate the claimed feasibility and applicability of the synthesis framework in general and in the context of system design.
. Illustration of the trade-off between expert knowledge and circuit count. In FEATS, the user may precisely tweak the number of generated circuits by using rules and different (user generated) basic block libraries.
a distinct process, which could nowadays be carried out by available commercial tools. The proposed methodology on circuit construction led to a deterministic, highly expendable, and flexible circuit generation framework. By using synthesis rules, the synthesis engine can be extended in many directions, e.g., the proposed synthesis framework does support a library-based synthesis approach and a basic block (elementary analog building block)-based synthesis even inside one circuit-simply by activating the specific rules for the target (sub)circuits. This very flexibility of the synthesis engine addresses an important trade-off for analog circuit synthesis (see Fig. 1 ). In fact there is no circuit construction without blending in expert knowledge, even very basic design steps like the connection of a low impedance net to a high impedance is based on (expert) knowledge. Without this knowledge inside the synthesis tool, one would generate a huge amount of circuits by only building a circuit from three transistors. This can easily be seen by reinterpreting a circuit as a partition of a set-with the set being all connections of each component inside the circuit. The partition of this set resembles the wired connections as a single net. Thus, the number of all (theoretically) possible circuits out of, for example, two transistors and six connections, is defined by the Bell number [2] -this also serves as the upper number of circuits to be constructed out of a given number of components and is therefore found at the right side of Fig. 1 . A circuit taken from a library can be understood as the contrary approach-being the way to introduce the maximum amount of expert knowledge. So, the primary challenge for an analog synthesis i.e., circuit construction framework is to allow the precise regulation and easy expandability of the expert knowledge blended into the synthesis engine.
A. Contributions and Related Publications
The here proposed methodology improves the concepts introduced by [6] and [7] by consequently realizing an abstraction for each step of the synthesis-allowing this analog synthesis framework to increase flexibility in terms of circuit classes, technology nodes, and performance measurements. Additionally, being fully deterministic, thus predictable and still including the possibility to create fully new, never seen before, topologies. The most important contributions inside the framework are the symmetric growth, which allows circuits to be symmetric by construction, and the extensive usage of circuit templates to realize a fully hierarchical circuit synthesis. Furthermore, the presented isomorphism is an evolution of [8] and is described in detail, including an example and evaluation. The advantage compared to earlier contributions [9] , [10] is the still efficient behavior of the algorithm due to a sophisticated hashing method to allow the application of the isomorphism on huge circuit counts.
This paper is organized as follows. Section II defines some essential nomenclature terms and naming schemes used in this paper, including the basic block concept. Section III describes the synthesis algorithm in detail and aims to provide in-depth information about the algorithm and its parts, including the isomorphism algorithm for huge amounts of circuits. Section IV shows how the evaluation and sizing of the circuits is applied. A widespread result analysis is found in Section V, which also demonstrates the seamless integration into a commercial sizing tool. Finally, Section VI concludes this paper.
B. State-of-the-Art
Analog transistor level circuit synthesis is basically divided into two separate steps. First, a topology has to be constructed, which afterwards is being sized to meet the specified performances [11] . While automated sizing has recently emerged from academia into industrial applications [12] , [13] , the construction of topologies is still far away from being available as a (persistent) commercial product [14] . Topology construction can either be accomplished through topology selection from a predefined library or it can be generated from basic building blocks. The former approach has been the subject of research until the end of the last decade. Various contributions [3] , [15] - [17] presented different, deterministic, and nondeterministic approaches for topology selection. All of them suffer from the same inherent problem-the topology library. The topologies have to be designed and provided in the correct (abstract) form beforehand. This consumes a lot of time and it partly has to be redone for changing process nodes, leading to permanent readjustments. Also, a library provides topologies only for one circuit class exclusively. The only marginal productivity gain from this approach does not justify the additional work, thus the selection method to construct a synthesizable topology did not achieve the expected results with the consequence that most research in this topic has stalled. Finally, the selection of existing topologies suppresses the creative idea behind synthesis, by not providing even a little chance to create a better suited topology for not yet known process nodes.
Naturally, the obvious next step would be to generate circuits from scratch to overcome the drawbacks of the library approach, while introducing new-primarily computational complexity-problems. Brute-force ideas mostly lead to large amounts of circuits with very small component counts as in [4] and [18] . Evolutionary-based approaches, which first has been used to search topologies, which fulfill the specifications, and thus being still library and selection based, emerged during this time. Evolutionary synthesis methods were first introduced by Koza et al. [19] and Lohn and Colombano [20] but did not persist as they generated a lot of useless and if useful, unfamiliar circuits. Contributions in this field are very wide spread and reach from purely passive synthesis [21] , to hierarchical approaches [5] , [22] and to hybrid selection/synthesis methods proposed by Dastidar et al. [23] . All of them suffer a few drawbacks, which render them as not reliable-especially for industrial use. First, the nondeterminism is a major problem, as predictability is a strong industrial requirement. Second, the mostly strong coupled circuit construction and sizing steps reduce flexibility and the ability to be integrated into existing design environments. The scope of this paper differs fundamentally compared to the evolutionary methodologies. While the evolutionary synthesis generates samples inside the design space, the proposed methodology allows full design space exploration.
Geometric programming approaches mostly focus on sizing. Del Mar Hershenson [24] and Zhang et al. [25] exploited the fast sizing to include some selection mechanisms, which translate into a library, thus selection-based topology synthesis. Various contributions focus on specific circuit classes, allowing to generate/compile a circuit from given specifications (see [26] ) or provide an assisted guidance during circuit generation as in [27] .
Furthermore, this paper handles the problem of isomorphism among the generated circuits. To the best knowledge of the authors, no other published synthesis methodology addresses this issue, thus also leaving the question unanswered, whether there are multiple circuits of the same structure and if not, how the circuit redundancy problem is solved. Basic block-based approaches (see [5] , [23] ) will face the problem of redundant generated circuits, as using basic blocks provided by the user always means redundancy of some kind. References [9] and [10] focused on algorithms to check exactly two circuits for isomorphism, those may not easily be applied efficiently on larger amounts of circuits.
II. REPRESENTATION OF TOPOLOGIES AND CIRCUITS
Throughout this contribution circuits are represented and handled as bipartite graphs. A circuit is represented through devices and nets-to encode them into an algorithmically processable representation-first, we denote the set N as the nets and the set D as the devices of the circuit The devices and nets are interconnected through k not directed edges E
The sets N and D are summarized in V:= N ∪ D and are disjunct N ∩ D = ∅. This allows the definition of the strict, bipartite graph G = (V, E). The property strict is enforced by the fact that all nodes are only connected to their respective counterparts [28] . Fig. 2 demonstrates the translation of a circuit to its graph representation.
A. Basic Blocks
Basic blocks for FEATS are described by the following properties.
1) Signal ports (I/O characteristics). a) Input or output port. b) Signal type, either voltage or current. c) Bias current direction (if applicable). 2) Reference ports, e.g., supply, bias voltages, or special ports like an enable pin. 3) Transistor-level circuit and wiring. 4) (Electrical) sizing constraints. Furthermore, the following properties are dynamically derived during the synthesis process (see Section III-B1).
1) Signal identities for the distinction of multiple signals.
2) Symmetric ports, if block was symmetrically placed. The use of basic blocks without actual devices (i.e., only wiring) is allowed and encouraged. They allow to realize special circuit wiring operations, signal merging/splitting, or simply the injection of a nonsignal port into the circuit (e.g., enable pin, bias voltage, or current).
A set of basic blocks D bb is also referred as a basic block library
A circuit(-part) c is constructed using the provided basic blocks D bb and may be inside a set of several circuits C
The idea to use analog basic blocks-found in [29] and [30] -is wide spread across the analog synthesis methodologies [5] , [23] . Most of them share some elementary concepts like the distinction of the signal path and the supply and/or bias connections. The proposed method introduces a unique approach to add an additional layer of abstraction into the basic block concept. A circuit, in distinction to a topology, which contains solely abstract basic blocks (ABB), is constructed using basic blocks exclusively.
B. Abstract Basic Blocks
FEATS introduces a simple yet powerful concept for the abstraction of the provided basic blocks. The basic blocks are organized into ABB, in which each containing basic block shares the same input/output characteristics, e.g., Fig. 3(a) -(c) are grouped into the same ABB as seen in Fig. 3(d) . The synthesis algorithm does not directly construct the circuit by connecting basic blocks, but forms topologies by connecting abstract blocks. This significantly reduces the computational effort during generation, while still providing a full designspace-exploration. The developed methodology allows the placement of any circuit component inside a basic block, technically this provides a maximum of flexibility for the provided basic blocks, e.g., it is possible to have a source stage basic block with and without a compensation capacity, which will be grouped together into the same ABB. Thus, a topology represents various circuits, the conversion process from one topology to various circuits is called expansion and is further described in Section III-C.
The grouping relies on the I/O characteristics. Throughout this paper topologies [as in Fig. 3(d) ] show input ports on the left side and output ports on the right side, therefore they exhibit one of the following property combinations. 1) (Undirected) voltage .
2) Positive bias current (input) or (output) . 3) Negative bias current or (output) . A set of ABB D abb is denoted as an ABB library
A topology t solely consists of ABB and resembles a more generic representation of (possibly) multiple circuits. Multiple topologies may be inside a set T
C. Specifications
The initial information, which must be provided for the synthesis run, can roughly be organized into the following categories [31] .
The structural specifications should primarily describe how the circuit is connected to the outer world and which internal circuit parts have to be synthesized. This internal circuit parts are denoted as circuit templates, which are introduced inside Section II-D. The input and output characteristics are described with ports and their properties, which are identical with the ones used for the basic blocks.
Circuit performances, or electrical properties determine the functional properties of the target circuit and additionally provide the operational conditions under which the performances should be met. While operational conditions are provided as nominal values like supply voltage or temperature, circuit performances can either define a maximum value, a minimum value, or an acceptable range.
Finally, the environment for the synthesis has to be provided. This includes the library of basic blocks, which should be used to construct the target circuit, the testbench(es) including measurement statements for evaluation and a set of rules to be activated, thus being used during synthesis.
D. Circuit Templates
An analog circuit consists of different circuit parts-each realizes a special function for the whole analog circuit. It is very important to split the circuit into circuit parts to tackle the rising number of devices used inside a circuit. Additionally, it makes no sense to design the whole analog circuit in one step-moreover, it is important to look at the specific circuit parts one by one and to realize each of them separately, but still keep in mind the whole system. The whole system is described inside the specification and is enhanced by the templates as a predefined refinement to bound the design space. The template includes subparts, their interconnections, and additive synthesis properties.
The presented framework uses circuit templates extensively. Each functional analog block is described through one. The single ended operational amplifier shown in Fig. 4 (a) already contains two distinct parts, the bias circuit, and the amplifier. For a full differential operational amplifier, a similar circuit template may be used. The only addition is a common-mode feedback block as to be seen in Fig. 4(b) . The expressive strength of this concept is demonstrated in Fig. 4 (c). It shows a third-order elliptical low-pass filter with four full differential operational amplifiers and its RC network. The synthesis is carried out in multiple hierarchies, i.e., first the full differential operational amplifiers are synthesized and afterwards the good ones are inserted one hierarchy higher into the elliptical filter, where again the synthesis is started to fulfill the specifications chosen for the filter. The descriptive flexibility of the circuit template concept allows an easy addition of new circuit templates.
Technically, the concept of circuit templates of arbitrary size and hierarchies is easy to adopt, as it resembles a way of 
Algorithm 1 Top-Level Synthesis Algorithm
thinking about a circuit, which is similar to what an analog designer does while developing an analog module.
III. ANALOG SYNTHESIS FRAMEWORK
As previously mentioned, FEATS has a strong emphasis on circuit construction, which is described in this section. Starting with a top-level view of the core synthesis algorithm, the various components of the synthesis engine are presented.
A. Synthesis Algorithm
The core circuit generation is accomplished through an explorative algorithm, which inspects the design-space with an incremental method. Let c 0 be the initial circuit hull without any component, just with the specified input and output ports.
A spec and a library of basic blocks D bb have to be provided upfront and are further described in the following sections. Algorithm 1 shows the top level generation algorithm.
B. Synthesis Rules
The general idea behind the synthesis rules is to provide a clear, well-defined interface for operations on topologies, respectively circuits and/or topologies.
During the execution of Algorithm 1, the initial, empty topology skeleton is first filled by the initial block rule (IBR) (see Section III-B1). Further topologies are grown by applying the next available constructive rule-mostly one rule provides multiple possibilities to grow the topology. Each of them is applied to a forked version of the current topology and queued for further exploration. The number of generated topologies is bound by the destructive rules (see Section III-B2). Once all topologies inside the available design space are inspected, expansion is applied on all topologies (see Section III-C). The result is a set of transistor-level circuits, which are finally passed to the analyzing rules (see Section III-B3). The circuits, which pass the analyzing rules are the candidates for the final circuit. Technically, the generation process is divided into three steps.
1) Constructive Rules: Take a topology and the available ABB as inputs and extend the circuit according to the rule. 2) Destructive Rules: Take one topology as input and verify that this topology fulfills the requirements according to the rule, if not, the topology is discarded. 3) Analyzing Rules: Take one circuit and the full circuit database to execute any kind of analysis on the provided circuit, if the analysis does not provide the required result, the circuit will be discarded and not evaluated any further. It is important to know that the rules can be activated and deactivated precisely for each circuit template. So in the following, all available rules are described, but one should be aware of the fact that never all of them are activated at the same time for the same circuit template, as some of them are mutually exclusive.
1) Constructive Rules:
The elementary electrics rule (EER) is a very basic rule, which mimics the implicit component connection rules every analog designer uses. One ABB may be connected to another, if there is a matching pair of ports. A matching between two ports has to fulfill the following matching criteria.
1) Only connect output nodes to input nodes.
2) Connect a voltage node strictly only to a voltage node.
3) Connect a current node only to another current node, but here, the bias current direction has to be taken into account, i.e., only current nodes with matched bias currents can be connected. Interconnecting ABB with this methodology generates a vast amount of topologies. Many of them would instantly be discarded by an experienced designer (e.g., those from Fig. 5) as not being symmetric enough. To be more precise, the signal paths do not pass the same ABB, thus the resulting topology is easily identified as asymmetric. This identification of symmetry is a very human friendly task as the human brain easily localizes and identifies symmetric structures. On the other side, the algorithmic complexity to correctly locate and identify symmetries inside a circuit is known to be error prone and not trivially calculated as shown in [32] .
FEATS introduces a concept called symmetric growth to allow the generation of highly symmetric topologies. By enabling the symmetric growth, the addition of new ABB during the EER rule is mostly the same as long as there is only a single signal path. Once the synthesis engine recognizes a higher number of signal paths, the signal undergoes an inspection. A signal may be in a symmetric state, if all its disconnected (output) ports-inside the current topology-share the same signal identity. Once the output ports are sharing the same signal identity and have at least one symmetric port (see Section II-A), the topology may grow symmetrically. Now, as long as the symmetric state is maintained, each appended block is appended for each of the signal paths. This enables the synthesis engine to generate topologies, which are symmetric by construction. The practical impact may be seen in This approach prevents any asymmetric topology growth, which by itself would be too restrictive. Usually, signals must be merged unsymmetrically in order to provide e.g., a single output signal. This is solved by allowing a single ABB to be placed, in addition to the symmetric set of blocks. The resulting topology looses its symmetric state and is not allowed to symmetrically grow any further, except with ABB, which reduce the number of signals.
There are two more rules, which target specific corner cases. First, the IBR was designed to place the first block inside an empty topology. This operation slightly differs from the EER operation, mainly because the two ports which should be connected have to be identical instead of matched.
The library rule (LR) realizes the basic synthesis approach: choose a (basic block) from the circuit template library and place it inside the empty topology prototype without further constructive synthesis operations. The LR enables the user to simply provide a library of circuits, which should be used for the circuit template. This rule resembles the left hand side of Fig. 1 by including a high amount of expert knowledge.
2) Destructive Rules: From the design space point of view, the constructive rules explore the whole design space for the given set of basic blocks. To avoid an infinite number of topologies to be generated, there must be restrictions. Those restrictions of the design space size are partly realized through destructive rules. The most obvious of those 
R c ← GETRULES(constructive) 5 :
while not empty(N) do 7: c ← pop(N) 8: for all r c ∈ R c do 9: B ← apply(r c , c, D bb ) 10: for all b ∈ B do 11:
// Destructive step 13:
T 0 ← {b} 15: end if 16: end for 17: end for 18: end while 19: return T 0 20: end procedure restrictions is the size of the topology in terms of basic block count-the block count rule aims to exactly implement this restriction of the design space. It takes the specified maximum block count for one topology and guarantees that there must be no topology with more than the desired maximum block count. Another restriction of the design space is introduced by the output match rule (OMR), which represents the complementary for the IBR. While the IBR assures identical port properties for the first block placed inside the empty topology, the OMR checks, if the open ports inside the topology can be connected with the ports specified as output ports, i.e., assures identical port properties for the last block placed inside this topology.
3) Analyzing Rules: After the topology has gone through the process of expansion, the resulting transistor-level circuits undergo further examinations, which are realized through the analyzing rules. In order to apply any analysis, first the extract properties rule has to be executed on the circuit, which extracts various-mostly easy computable-properties. Those are then used for the isomorphism rule, which ensures that only truly unique circuits are used for further evaluation. The therefore used algorithm is explained in Section III-D.
C. (Symmetric) Expansion
As previously mentioned, there is an important distinction between topology and circuit in the context of this paper. A topology is a construction of ABB (see Section II-A) and must be expanded in order to obtain the actual transistor level circuits.
The process of generating all possible circuits of a topology is called expansion and can be formalized with T being a topology constructed out of various abb i each being an ABB, representing several bb j basic blocks. Generating all possible circuits |C| for one topology means forking each topology to circuits equal to the number of the combinations of its ABB |C| =
Thus, a topology will expand to |C| circuits, while x i are the actually used ABBs of the topology T. The expansion itself matches very well on a widely used design methodology. An analog designer, does not think in transistor implementations of a circuit: firstly, he develops the idea of it. He has currentmirrors, source-stages, and differential pairs in his mind-so he is thinking in functional blocks. Those functional blocks are introduced by the ABB described in Section II-A, which are not solely categorized by their functional properties, instead they are categorized into blocks with identical interfaces, being a more computational approach, but still implicitly resembles the analog designer's way of thinking.
Additionally, a designer mostly tries to realize a symmetric circuit. For example, this allows to build operational amplifiers with a systematic offset of nearly zero-i.e., a symmetric load above the differential pair (in the presence of process variations) realized with two equally biased and sized current sources or both nMOS or pMOS current-mirrors inside a conventional OTA should have the same transistor implementations. To realize this symmetrical creation of circuits, FEATS introduces the concept of symmetric expansion (see Fig. 8 ). Technically, this restricts the expansion among symmetric blocks to variants, which have exclusively equal transistor realizations. This does not only generate symmetric circuits, but additionally reduces the count of expanded circuits for one topology-this |C Sym | can roughly be approximated with
z := |x i | first occurrence in topology 1 symmetrically placed.
D. Circuit Isomorphism
The necessity of using an isomorphism algorithm on the generated circuits is introduced due to the fact that the basic blocks may include redundant structures. The basic blocks are an important component of the framework to reduce the generated circuits-compared to using only single transistors. The redundancy of these basic blocks leads to the fact that there could be different ways to build one specific circuit. Consequently, to optimally utilize the available resources an isomorphism algorithm for this special requirements was developed, which guarantees that only unique circuits are passed to the evaluation steps.
Checking for the isomorphism property on two graphs, respectively circuits, will always have to face the potential worst case-the exponential runtime. It has been shown [33] that any isomorphism algorithm for graphs will encounter this asymptotic behavior. Despite this inherent complexity of the isomorphism, the requirement to find a unique subset of an arbitrary number of circuits, instead of analyzing just two circuits, adds another challenge to overcome. The following section describes how the presented isomorphism algorithm tackles those. The impact of the presented methods on the isomorphism step is demonstrated inside Section V-A Another issue is the definition of isomorphism. While two graphs are isomorphic, if a mapping exists φ : V 1 → V 2 so that for all u, v ∈ V 1 applies
In the context of circuit isomorphism, this property is necessary but not sufficient, because a circuit additionally defines the interface to the outer circuitry. Simply, swapped pins lead to two different circuits, thus an isomorphism algorithm for a basic block-based circuit synthesis should be aware of this and has to recognize those two isomorphic graphs with swapped pins as two different circuits.
1) Isomorphism Algorithm for Huge Circuit Amounts:
The basic idea is taken from [9] , including improvements suggested in [10] . Those concepts are widely used in layout versus schematic applications and work quite efficient for bipartite graphs generated from electrical circuits. The developed algorithm was initially published in [8] and was further enhanced in performance and reliability during recent research activities.
Generally, the algorithm constructs an kth graph partition P c k out of the circuit represented as a graph c as defined in (5) . 
P c k solely contains n disjunctive subsets
A subset s, contains |s| nodes and is called a singleton, if |s| = 1. To verify isomorphism for two circuits, the partitions for both circuits are repeatedly and simultaneously refined to contain only singletons. Once both partitions only contain singletons the partitions are checked for equality, which-if true-means both circuits are isomorphic. The partitioning is done implicitly, by assigning a label to each node-identically labeled nodes are inside the same subset. The label for a node u is denoted as L k (u) leading to a partition P c k -with k being the number of done refinements for the circuit c. A subset s k i consists of all identically labeled nodes v ∈ V
An initial partitioning P c 0 is applied by labeling all nodes u ∈ V according to their node invariants as listed in Table I . The latter is a unique, positive integer I i generated for each unique combination of invariants i for one node u
Additionally, the algorithm has to take into account which of the devices' connections are connected to which net node. Therefore, each connection e, represented as an edge inside the graph, also gets a unique label L 0 (e) according to their names (e.g., drain, source, . . . ) inherited from the device.
By far, the most important concept to reduce the computational effort is the developed circuit hashing. Based on the previously computed initial partition P c 0 , a hash for the circuit c is computed according to the following formula:
The hashing function h maps to the interval [0 · · · 2 32 − 5], as 2 32 − 5 is known to be the largest 32-bit unsigned prime number. The resulting prime modulo multiplication group is known to be very good-natured for a hashing function as it is free of zero divisors.
Each circuit is put into a bucket according to its hash. Given two circuits, the equivalence of their hashes is a necessary but not sufficient property to proof isomorphism. Even though it is the necessity, which allows the algorithm to apply the following full isomorphism check only to pairs of circuits, which share the same hash. Using this mechanic to reduce the number of circuits, which have to undergo the full isomorphism check, enables the algorithm to maintain a high efficiency (see Section V-A).
After the initial partitioning P c 1 0 and P c 2 0 for the two circuits c 1 and c 2 is done, the smallest set s min is determined. Due to the hashing based filtering, this set exists in both circuits and is the starting point for the isomorphism test. The subsets may contain more than one node, in this case the algorithm is executed up to |s min | times, i.e., a node u ∈ s min ∈ P c 1 0 is chosen and due to the fact that prior to the isomorphism run one cannot know which of the other nodes v ∈ s min ∈ P c 2 0 is the matching node, the algorithm has to be executed for all v ∈ s min ∈ P c 2 0 . With the starting nodes being chosen, the algorithm starts a breadth-first-search on both circuits. Each visited node u gets a new label according to all its neighbors B(u)
If the node is a device, the connections-edges-E(u) are as well considered
After the breadth-first-search has visited all nodes inside a circuit once, the refinement from the initial partition P c 0 to P c 1 has been finished. Now all singleton subsets will be marked and matched against the other circuit's singletons. If at least one singleton is not found in the other circuit and vice versa, the isomorphism is disproved for this combination of starting nodes-to fully disprove isomorphism the algorithm still has to check the other possible starting nodes, if applicable. On the contrary, all singletons match, the refinement is restarted as long as either all subsets are singletons or a not matching singleton was found. One can easily show that after refining both partitions to contain only matching singletons, c 1 is isomorphic to c 2
To demonstrate the described isomorphism algorithm, it is applied for a minimal example. Let c 1 and c 2 be two identical circuits with the topology shown in Fig. 9 .
After the initial partitioning [based on the invariants of each node and (18)- (20)] the result is the graph shown in Fig. 9 and is denoted as P c 1 0 . The subsets for the partition P c 1 0 are as follows:
The numbers are randomly chosen for this example. Additionally, labels for all (unique) edges must be defined
Note that the resistor has two connections, but as it is symmetric, there is no distinction between those two in terms of circuit isomorphism. Now, as P (22) and (23), which leads to the following subsets:
Note the unchanged singleton subsets, as they are already unique. After the first iteration of the algorithm (Fig. 9 ) the partition P c 1 1 obviously only contains singleton subsets, allowing to apply (24) to state isomorphism for the circuits c 1 and c 2 , as they are identical by definition, thus both were refined to the same singletons. If c 2 would differ from c 1 the refinement would lead to different singleton subsets, respectively their labels and the isomorphism property would have been disproved.
IV. CIRCUIT EVALUATION
After the circuits have gone through the process of generation, the remaining circuits have to be evaluated in order to either be discarded, because they cannot reach the required specifications or to be categorized as successful. The here realized evaluation methods include a fast preselection to reduce the overall count of circuits to be passed to the full sizing step. The preselection is implemented in Maple [34] and aims to perform very fast, even for large amounts of circuits, trading accuracy for speed. The following sizing step-performed by WiCkeD [12] -does a SPICE-accurate sizing based on the target process node. The result is a set of transistor-level circuits, which are sized and meet all the specified performances. The amount of final circuits obviously strongly depends on the specifications chosen. The evaluation is carried out by an asynchronous task allocation mechanism. This task manager connects to application servers, which provide either a Maple or a WiCkeD instance, which gets its task delivered through TCP/IP allowing easy scaling among different servers.
A. Constraints
It is very important to obtain the correct electrical and geometrical constraints for a specific circuit in order to facilitate a correct and fast circuit evaluation. Especially, the sizing step needs as much constraints as possible to reduce the number of design variables, which directly correlate with the time and quality of the sizing. The constraints can be acquired either with a structure recognition step as described in [35] , but as the framework generates the whole circuit out of basic building blocks, this information can directly be delivered by the basic blocks themselves. Additionally, various circuit classes by themselves inherently force all transistors to be in (strong) inversion and saturation. The constraints shown in Table II are potentially used for all circuits, additionally the user may of course introduce his own constraints at various points of the framework. For the sake of simplicity, only the nMOS constraints are described here, as the pMOS constraints are equivalent, except for the inverted sign. To simplify readability the constraints are tailored to be greater than zero, if they are fulfilled.
B. Symbolic Preselection
In order to facilitate a fast preselection, precision is traded for speed. Therefore, a semi-symbolic approach is used to over-approximate the feasibility and the reachable performances of a specific circuit. There are various tests performed on the circuit, each one may discard the given circuit or allow the further evaluation. All tests are done using model parameters extracted from the Berkeley short-channel IGFET Model of the process node. In the following, all tests and the underlying ideas are shortly described.
1) Constraint Feasibility: This is checked by establishing a system of inequalities derived from the saturation and inversion constraints. Together with further fundamental constraints e.g., the ground node having a potential equal to zero and similar constraints, the resulting system is evaluated using the Simplex algorithm [36] . The algorithm determines, whether a feasible operational point could exist, given the currently used process node and the evaluated circuit, by finding an assignment for all variables, fulfilling the given constraints.
2) Output Voltage Range: This is an important specification for all operational amplifier type circuits. Thus, a fast approximation of this specification delivers a valuable information. This tests reuses the previously established system of inequalities by maximizing/minimizing the output network node with the Simplex algorithm. The difference of these both values provides a fast approximation of the possible output voltage range of the analyzed circuit.
3) Gain, Gain-Bandwidth-Product, Common-ModeRejection-Ratio, and Power-Supply-Rejection-Ratio: This is determined in symbolic analysis using the previously stated linear transistor model fed with the extracted model parameters.
The analysis and parameters are tailored to deliver strong over-approximations in order to reduce the false negatives. The preselection deliberately assumes all metaloxide-semiconductor (MOS) devices to be in saturation and (strong) inversion with (previously) measured, static transconductances.
C. Sizing
Finally, after the preselection step has accepted the circuit, it is passed to the sizing tool to undergo a SPICE-accurate sizing according to the specifications. The sizing tool for FEATS is WiCkeD, hence every algorithm provided by the tool can be used during the sizing process. The tool can easily be replaced by any other sizing tool, which is capable of a scripted execution. All necessary inputs for the sizing step provided by the synthesis framework for each to be evaluated circuit are as follows.
1) Testbenches according to the performances defined inside the specification. 2) Measurements for the chosen performances and the propagated constraints. 3) Sizing flow control files, which determine the automated sizing steps to apply and how to interpret the results. 4) Technology files for the specified process node. 5) Technology parameters like the parameter grid, minimal/maximal component dimensions. 6) Simulator control files to actually perform the simulations. 7) Flattened netlist of the generated circuit. 8) Design variables to be optimized in order to meet the specifications. All of these are generated out of human-readable, modifiable templates, which therefore can easily be extended and replaced if the user has special requirements.
V. RESULTS
The proposed framework and all its components is realized in C++ and has proven its applicability during the design of an analog test chip. All results were generated on a Intel Xeon E5520 Octa Core server with 12 GB RAM. The core synthesis algorithm and the isomorphism run as a single thread whereas the evaluation of the circuits happens in parallel with a task manager as described in Section IV.
A. Evaluation of the Isomorphism Algorithm
In order to show the efficiency of the presented isomorphism algorithm, an empirical analysis has been applied. Table III shows the results and the benefit through the hashing-based isomorphism for various amounts of circuits. The average time columns list the time needed in average for each circuit. The last column shows the time reduction of the hashing-based isomorphism compared to the naive approach.
The overall performance correlates strongly with the amount of circuits, but moreover the unique portion of the analyzed set also has a strong influence on how fast the isomorphism can be applied. Each not isomorphic circuit forces the algorithm to check against all other-already as unique classified-circuits. Thus, the bigger the portion of uniques is, the slower the algorithm behaves. Eventually, one can easily see the time won by the hashing rises with rising numbers of circuits.
B. (Abstract) Basic Blocks-Quantitative Analysis
Assuming one input and output port, only nine ABB are possible (see Table IV ). The library also contains various bigger blocks, which realize differential pairs, complementary circuits, and even rail-to-rail input stages (see Table V for more examples).
Obviously, the topology and thus circuit count strongly correlates with the provided (abstract) basic blocks. A synthesis engineer may exactly tweak the desired design space coverage by adding, modifying, and removing blocks inside the block library. Table VI provides an orientation for the generated topologies for different libraries and synthesis properties. The different libraries used are tailored to demonstrate the flexibility and scalability of FEATS and may easily be extended with other basic blocks.
The minimal library set shown in Table IV contains only the most basic building blocks, which are found in most operational amplifier circuits: classic current mirrors, current sources/sinks, differential pairs, transistors as common source and cascode transistors. Additionally, the current merge block (see the last row in Table IV) is included, totaling in 11 ABB and 13 basic blocks, as the differential pairs are both provided with swapped pins. A selection from the balanced library set is shown in Table V . Compared to the minimal library it adds capacities in various blocks, cascoded/low-voltage current mirrors, an inverter block and merged blocks with complementary devices e.g., a pMOS and nMOS cascode inside one block, leading to a library containing 14 ABB and 25 basic blocks.
Finally, the extended set provides even more building blocks. All current merge blocks are included, transistors connected as resistances, as diodes, specialized linear loads, source follower, dual common source transistors splitting the signal into two currents and more. This set is made to generate as much circuits as possible by providing 21 ABB and 52 basic blocks. The results seen in Table VI start with three blocks, as this is the lower limit for an useful topology. An in-depth analysis of the generated topologies and circuits is made inside Section V-D. The impact on the generated topologies and circuits can clearly be seen by comparing the asym labeled columns versus the labeled in Table VI . While the minimal library with symmetric growth and a maximum block count of four generates exclusively potentially useful circuits, the minimal library without symmetric growth generates additional (asymmetric) 16 circuits, which all would not be categorized as useful by an experienced analog designer.
C. Generated Topologies
The necessity for an isomorphism algorithm is easily explained by Fig. 10(a) . Both topologies could be expanded to a differential pair input (first block) with a current mirror as load (second block). The third block is the rightmost from Fig. 10 and merges the complementary-biased currents to a voltage, which is used as output. The synthesis algorithm is designed to explore all possible topologies for the given synthesis properties, thus the current mirror block is either connected to the first output of the differential pair block or Fig. 11 . Topology resembling a cascoded nMOS differential pair with a current mirror load. The ABB from left to right: nMOS differential pair, cascode stage, current mirror, and the merge block. Fig. 12 . Topology, which expands to a miller operational amplifier. The ABB from left to right: pMOS differential pair, current mirror, merge block, common source, and its pMOS current source.
to the second. This leads (for the minimal library) to structural equal circuits after expansion, which is perfectly fine as the synthesis algorithm should not make any assumptions about the contents of the basic blocks. Furthermore, there may be libraries that contain blocks for which both topologies from Fig. 10(a) lead to different circuits. Identifying the unique circuits from all generated ones is therefore necessary for any explorative synthesis methodologies based on an expandable set of basic blocks. Fig. 11 serves as an example for the symmetric EER (see Section III-B1). After the first block on the left hand side, the two blocks followed are placed symmetrically. Afterwards the current mirror is again placed as load. The symmetric EER allows to handle the placed blocks as if they were one. So, internally the topology from Fig. 11 is treated as if has a block count of four even if it technically contains five. This method significantly increases the count of useful topologies without asymmetries. Naturally, the symmetric EER does not affect the topologies with one signal path as to be seen in Fig. 12 .
D. Generated Circuits
This section focuses on the quality of the generated circuits. Quality in this context is defined as the portion of potentially useful circuits among the unique generated circuits. A circuit is considered useful, if an structural equal circuit can be found in relevant analog design literature [29] , [30] . The minimal library set is used w.l.o.g., as its results can easily be extrapolated to the other libraries.
For this analysis, all 124 circuits (taken from Table VI) generated from the minimal set with a maximum block count of six were annotated by hand. First, the 40 circuits with up to five blocks are inspected. The exact half of them are structurally equal with swapped input pins as the synthesis algorithm (at this point) cannot determine if a circuit inverts the phase or not. This leaves 20 circuits, which can again be reduced to the half by the fact that nMOS and pMOS input stages are used. The remaining ten circuits are listed within the following enumeration.
1) Simple (cascoded) differential stage (Figs. 10 and 11 ).
2) Fully symmetric OTA (Fig. 7) .
3) Folded with an nMOS (pMOS) common source. 4) Miller with an nMOS (pMOS) common source (Fig. 12) . 5) Current mirror-based three-stage OTA (Fig. 13 ). 6) (Cascoded) OTA with a cascoded differential stage. Obviously, only one of two structural equivalent circuits provides the correct-noninverted-phase. The symbolic analysis step reliably filters out the circuits. This leads to the fact that 100% of the circuits passed to the sizing step are useful, as defined at the beginning of this section.
For the remaining 84 circuits, the same implications apply as for the ones inspected before. This leaves 21 circuits for the analysis. Obviously, all of these 21 circuits are deducted from the ones annotated in the last enumeration. Due to the redundancy the circuits will not be listed here, but the analysis shows that 100% of these circuits can be found, or deducted, from the ones found in relevant analog literature.
E. Design Task-Analog Artificial Hormone System (AAHS)
The AAHS is a continuous and decentralized control architecture to distribute tasks within a system. Each task is represented by a hormone, which may be taken by any of the predetermined cores. The architecture and further details have been published in [37] . The critical components are realized as operational amplifiers with specifications derived from a set of differential algebraic equations, which where formally deducted from the system's properties and requirements. Table VII shows the derived specifications and Table VIII lists the reached performances. FEATS was used to design all three operational amplifiers from scratch. Hence, a synthesis run was set up for the outer/inner adder and the Schmitt trigger. A slightly reduced balanced library was chosen. Neither a specialized linear load block nor a low-voltage current mirror seem to be useful for this design, but due to the tight over/undershoot requirements compensated blocks are indispensable. A 150 nm bulk CMOS process node with a supply voltage of 5 V was chosen for this analysis. Each of the required synthesis runs are set up within 15 min and ultimately take up to 6 h wall clock time to finish. Each run provided a set between 13 and 28 circuits, which fulfill the specifications, they all differ in terms of structure, sizing and measured performances. For the outer and inner adder, a compensated miller structure with extensive cascode usage was chosen, this seems quite reasonable due to the relaxed input voltage range specification. The compensation for both circuits seems mandatory, as the very hard overshoot and undershoot requirements make it indispensable. The Schmitt trigger is realized with a folded cascode structure, to allow fast slew rates paired with a high output voltage range. Due to the unspecified undershoot and overshoot ranges for the Schmitt trigger, there is no compensation inside the latter structure, which has an impact on the phase margin. The consumed time, between the set up of the synthesis and the ready for layout schematic inside a commercial analog design environment is less than 8 h.
F. Exploring Less Known Circuits-Example
It is certain that future process nodes will increasingly raise the challenges for analog circuit design. Recent process generations already disqualified a wide variety of well known differential amplifier circuits, mainly due to the decreasing supply voltages. Accordingly, a modern analog synthesis framework should enable the analog designer to explore new circuit ideas. Tweaking FEATS to generate uncommon circuits is as easy as modifying the used basic block library. While experimenting with this feature, a (mostly) unknown circuit repeatedly showed up with decent performances. This class of circuits was named current stealer respectively current injector. Fig. 14 shows a topology realizing this concept.
The major difference for this run is the inclusion of two additional current merge blocks. Allowing the algorithm to connect another current pulling respectively pushing device, clears the way for current stealing/injecting topologies as seen in Fig. 14 . One of the expanded circuits based on the presented topology is shown in Fig. 15 . This rather uncommon circuit systematically exhibits a high common mode rejection ratio, while still providing enough flexibility to size the circuit toward high gain, high speed, or bandwidth. Additionally, Figs. 14 and 15 serve as a perfect example for the basic block concept. One can directly match the ABB from Fig. 14 with the expanded basic blocks inside Fig. 15 .
G. Third-Order Elliptical Filter
As a template-based, complex example a third-order elliptical filter for WiFi applications was synthesized. The filter structure is a predefined state variable filter comparable to [38] . The sizing of the nominal Rs and Cs have been straightforward done with a MATLAB elliptical filter design script. In the corresponding template structure [see Fig. 4(c) ], four full differential operational amplifiers have been embedded. They itself consist of a template using bias and common-mode feedback structures.
The synthesis run of this three-level hierarchical template structure produces 15 different full differential, compensated, operational amplifiers using an embedded simple specification. The 15 successfully presized differential OPs are seamlessly integrated in the elliptical filter and finally sized with the filter specs (shown in Table IX ). The whole hierarchical run takes 12 h. Finally, the framework delivers three successfully sized elliptical filters. The structure of the OPs embedded inside the first of these filters is shown in Fig. 16 . The performances of the synthesized elliptical filter are displayed in the last column of Table IX . Although the technology node used is much older, the framework generates similar (dc-gain, cutoff frequency), worse (power, signal-to-noise and distortion ratio), or better (area, IIP3) results compared with [38] . However, the main advantage of the presented methodology is that one only needs a specification of the elliptical filter, a standard textbook filter structure a very rough simple specification of an OP and no manual hierarchical design process.
VI. CONCLUSION
Analog transistor-level circuit synthesis can be very beneficial for a analog design flow. A design space exploration can be obtained to collect information about the hardness of the chosen specifications. Prototyping a whole system can be done within a fraction of the time needed to design the circuits by hand. A technology provider could use the design space exploration to verify the applicability of the developed technology node. Eventually, the creative component of an analog synthesis framework can be exploited to get inspiration for new circuit structures.
Once set up the synthesis runs fully unattended, without any user interaction, easily distributed on even heterogeneous server architectures. The analog designer may precisely tweak the quality and quantity of the generated circuits to exactly explore the aimed design-space, whilst still having the opportunity to go for a brute-force approach and inspect hundreds of circuits.
Essentially, the analog designer gets a tool to deliver higher quality circuits, which reduce the uncertainty during an analog design, while consuming less time than a single hand made design. The results demonstrate how beneficial such an approach can be and how the presented methodology can deliver the previously promised flexibility.
